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Introduction
Silicon based integrated circuits (ICs) have been improved significantly in terms of speed, power, and size, but mainly in the low-temperature range (< ≈ 200 °C). At significantly higher temperatures these circuits are susceptible to various issues e.g. thermal runaway, leakage current etc. For the applications such as space exploration, oil and gas drilling, automation and aviation industries we need reliable ICs to work in extreme environment e.g. for Venus surface exploration (surface temperature ≈ 460 °C). Silicon carbide (SiC), because of its wide bandgap of 3.2eV is attractive for elevated temperature and radiation critical applications [1] . Measurement results of digital circuits designed using transistor-transistor logic (TTL) have previously been reported up to 355°C [2] . However, many integrated circuits designed using MESFETs, BJTs, or JFETs have been reported working up to 600 °C [3] [4] [5] . Because of its critical gate oxide, the MOSFET is not an ideal candidate for higher temperature applications, which causes reliability issues at higher temperatures. However, CMOS based digital circuits have been reported recently to work up to 470 °C [6] .
Circuit Design, Implementation and Measurement Setup
This work presents the design, in-house fabrication and electrical characterization of 2-input NAND gates. The schematic of a 2-input NAND gate designed using TTL is given in Fig. 1 . According to the schematic of the TTL NAND gate, it consists of three stages. The first stage is called the input stage and it consists of a multiemitter transistor. The second stage is called the phase splitter. In this stage, the transistor is used as a switch and it splits the phase into two parts i.e. 0 and 1. The third stage is the output stage and it consists of two transistors, both the transistors are on and off in a mutually exclusive way in a totem-pole arrangement. For input combinations (A=B=0) or (A=0, B=1) or (A=1, B=0) the double emitter transistor Q 1 is on and therefore Q 2 is off which splits the phase into logic 1 at the collector and logic 0 at emitter hence Q 3 will be on, Q 4 will be off and the output Y=1. For the input combination A=B=1 the emitter-base junction of Q 1 will be reverse biased and it operates in reverse active mode, this makes the phase splitter Q 2 change the collector to logic 0 and emitter to logic 1, and due to this the transistor Q 3 is off and Q 4 is on hence the final output is at logic 0. The TTL NAND gate has been implemented using a SiC process design kit (PDK) developed for our inhouse SiC technology. 4 types of devices have been used to realize the NAND gate i.e. the doubleemitter BJT Q 1 , single-emitter BJTs Q 2,3,4 , circuit-diode D 1 and resistors R 1,2,3,4 . The micrograph is shown in Fig. 2 . A complete TTL digital gate library has been designed and it lays the foundation for complex integrated circuits, such as a microcontroller.
The fabricated circuit was characterized on the wafer by using a hot-chuck probe-station from 25 °C up to 500 °C for 4 hours, the input signals are generated using an FPGA and the logic level is translated by using commercial-off-the-shelf driver circuits. The output signals are analyzed using oscilloscope. The measurement setup is shown in figure 3 .
Measurement Results
The transient response from 25 to 500 °C was measured by applying 2 square waves of 10 kHz and 5 kHz and is shown in figure 4 . The transient response of 2-input NAND gate as an inverter is shown in Fig. 5 made at 25 to 500 °C by applying the same 10 kHz square wave at both inputs. The measured performance of the NAND gate is summarized in table 1 at 6 discreet temperatures. When the temperature increases up to 200 °C, the output voltage swing remains fairly constant at 11 V, thereafter it increases up to 12.5 V at 500 °C. The delay almost linearly increases with temperature, since the current gain decreases with temperature. The measured output characteristic of the fabricated BJT at different temperatures is shown in fig. 6 . The maximum current gain is reduced from 37 at 25 °C to 17 at 500 °C, it is expected that the delay will increase. Fig. 7 shows the voltage transfer characteristics (VTC) of the TTL 2-input NAND gate at different temperatures. The stable operating points are the highest and lowest intersection points of normal and the inverted VTC curves. The noise margin (NM) Materials Science Forum Vol. 924 is the voltage difference between the stable operating point and the knee of the transfer characteristic, defined as the unity slope point. Fig.  8 shows the variation in NM versus the temperature. As the temperature is increased from 25 to 100 °C, the output-low noise margin NM L stays fairly constant at 3.7 V after that it starts decreasing down to 2 V at 500 °C. The output-high noise margin NM H almost linearly increases from 3.5 to 5.5 V, with temperature increased from, 25 to 300 °C thereafter, it increases up to 6.3 V at 500 °C. Fig. 9 shows the VTC at room temperature and different supply voltages for the 2-input NAND gate, V OL fairly remains constant whereas V OH almost linearly increases with V CC . Fig. 10 shows the variation in noise margins with changing power supply voltage from 11 to 20 V at T = 25 °C. As the V CC increased, the NM L only increases 0.6 V whereas the NM H almost linearly increases with V CC . The NM L increases from 3.4 to 4 V and NM H increases from 0 to 7.7 V, as V CC goes from 11 to 20 V. As is obvious from Figure 8 and 10, the 2-input TTL NAND gate exhibits adequate noise margins on and above 13 V of power supply. 
Summary
A 2-input TTL NAND gate has been successfully designed and characterized over a wide temperature range of 25 to 500 °C. The circuit was also characterized over a wide power supply range. The DC and transient-response demonstrate that this circuit can be used as a basic gate to realize the complex digital systems that can be employed in extreme environments such as the surface of Venus.
